This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.





United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/750,093	12/29/2000	Michael Cornaby	2207/9806	6385	
7590 09/10/2004			EXAMINER		
KENYON & KENYON			MEONSKE, TONIA L		
Suite 700 1500 K Street, NW		ART UNIT	PAPER NUMBER		
Washington, DC 20005-1257			2183		
			DATE MAILED: 09/10/200	DATE MAILED: 09/10/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	, , , , , , , , , , , , , , , , , , , ,	Application No.	Applicant(s)				
Office Action Summary		09/750,093	CORNABY ET AL.				
		Examiner	Art Unit				
		Tonia L Meonske	2183				
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address				
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. It is period for reply specified above is less than thirty (30) days, a reply operiod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing end patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be timed within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1)	Responsive to communication(s) filed on <u>04 June 2004</u> .						
2a)⊠	This action is FINAL . 2b) This action is non-final.						
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	ion of Claims						
4)⊠ 5)□ 6)⊠ 7)□	Claim(s) 1,4-10 and 13-15 is/are pending in the 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1, 4-10, and 13-15 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.					
Applicati	on Papers						
9)⊠ The specification is objected to by the Examiner.							
10)	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11)	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority u	ınder 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachmen	t(s)		,				
_	e of References Cited (PTO-892)	4) Interview Summary					
3) 🔲 Inforr	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	te atent Application (PTO-152)				

Art Unit: 2183

DETAILED ACTION

Specification

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claim 6 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 4. Claim 6 recites the limitation "the microprocessor core unit" in line 6. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1, 4-10, and 13-15 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Goss et al., US Patent 3,909,797.
- 7. Referring to claim 1, Goss et al. have taught a microinstruction sequencer including a microinstruction sequencer stack comprising an array of memory cells (Figure 2, element 60, including elements 62, 64, 66, and 68) microinstruction sequencing logic to determine if there

Art Unit: 2183

are any microinstructions being issued which effect the microinstruction sequencer stack (Abstract, column 8, lines 16-62, Figure 2, When a branch instruction is issued, it is determined that that the microinstruction affects the sequencer stack and accordingly a return address value is pushed on the stack.).

- 8. Referring to claim 4, Goss et al. have taught the microinstruction sequencer of claim 1, as described above, and wherein the microinstruction sequencing logic includes logic to:
 - a. generate a value of a microinstruction address (Figure 2, Element 56 contains the generated microinstruction address.);
 - b. add an intermediary value to the value of the microinstruction address to yield an incremented value (Figure 2, element 58);
 - c. send a control value to the microinstruction sequencer stack, said control value to cause the incremented value to be pushed onto the microinstruction sequencer stack (Figure 2, The output of Element 58 is the control value that causes the incremented value to be pushed onto the stack.); and
 - d. push the incremented value onto the microinstruction sequencer stack (Abstract, Column 7, lines 60-64).
- 9. Referring to claim 5, Goss et al. have taught the microinstruction sequencer of claim 1, as described above, and wherein the microinstruction sequencing logic includes logic to:
 - a. send a control value to the microinstruction sequencer stack (Figure 2, Element 58 sends the control value to the stack.), said control value to:
 - i. cause the microinstruction sequencer stack to pop a value (abstract, column 8, lines 49-62); and

Art Unit: 2183

- ii. send the popped value to a microinstruction address multiplexer (Figure 2, element 54).
- 10. Referring to claim 6, Goss et al. have taught the microinstruction sequencer of claim 1, as described above, and wherein the microinstruction sequencing logic includes logic to:
 - a. send a control value to the microinstruction sequencer stack, said control value to:
 - b. cause the microinstruction sequencer stack to pop a value (abstract, column 8, lines 49-62); and
 - c. send the popped value to an immediate logic (Figure 2, elements 54, 56, 50, and 52), said immediate logic to pass the value to the microprocessor core unit (Figure 2, Element 52 passes the value to the core unit.).
- 11. Referring to claim 7, Goss et al. have taught the microinstruction sequencer of claim 1, as described above, and wherein the microinstruction sequencing logic includes logic to send a control value to the microinstruction sequencer stack (Figure 2, Element 58 sends the control value to the stack.), said control value to cause the microinstruction sequencer stack to push a value in an immediate field of a microinstruction onto the microinstruction sequencer stack (Figure 2, The output of Element 58 is the control value that causes the incremented value to be pushed onto the stack.).
- 12. Referring to claim 8, Goss et al. have taught the microinstruction sequencer of claim 1, as described above, and wherein the microinstruction sequencing logic includes logic to send a control value to the microinstruction sequencer stack (Figure 2, Element 58 sends the control value to the stack.), said control value to cause the microinstruction sequencer stack to return to a reset state (Inherent, Must be able to initialize the system to a known state.).

Art Unit: 2183

- Referring to claim 9, Goss et al. have taught the microinstruction sequencer of claim 1, wherein the microinstruction sequencing logic includes logic to send a control value to the microinstruction sequencer stack (Figure 2, Element 58 send control values to the stack.), said control value to cause the microinstruction sequencer stack to pop a value (abstract, column 8, lines 49-62) and send the popped value to an immediate logic (Figure 2, elements 54, 56, 50, and 52).
- 14. Referring to claim 10, Goss et al. have taught the microinstruction sequencer of claim 1, as described above, and wherein the microinstruction sequencing logic includes logic to send a control value to the microinstruction sequencer stack (Figure 2, Element 58 sends the control value to the stack.), said control value to cause the microinstruction sequencer stack to send a value at the top of the microinstruction sequencer stack to an immediate logic (abstract, column 8, lines 49-62, Figure 2, elements 54, 56, 50, and 52).
- 15. Referring to claim 13, Goss et al. have taught a microprocessor including a microinstruction sequencer comprising:
 - a. an array of memory cells dedicated to said microinstruction sequencer (Figure 2, elements 62, 64, 66, and 68);
 - an address multiplexer coupled to said array of memory cells (Figure 2, element
 54);
 - c. sequencing logic coupled to said address multiplexer and to said array of memory cells (Figure 2, elements 56, 50, 52, and 58),
 - d. wherein the sequencing logic includes logic to determine if there are any microinstructions being issued which affect the microinstruction sequencer stack

Art Unit: 2183

(Abstract, column 8, lines 16-62 When a branch instruction is issued, it is determined that that the microinstruction affects the sequencer stack and accordingly a return address value is pushed on the stack.); and

- e. a microprocessor core unit coupled to said array of memory cells (The entire system in Figure 1 is a microprocessor core unit.).
- 16. Referring to claim 14, Goss et al. have taught the microinstruction sequencer of claim 13, wherein the microprocessor core unit is an execution unit (Figure 1).
- 17. Referring to claim 15, Goss et al. have taught the microinstruction sequencer of claim 13, as described above, and wherein the microprocessor core unit is a retire unit (Abstract, column 2, lines 39-44, In order for the instructions in the subroutine to be completed, there must inherently be unit that performs the completing.).

Response to Arguments

18. Applicant's arguments with respect to claims 1, 4-10, and 13-15 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

- 19. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- 20. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

Art Unit: 2183

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

- 21. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia L Meonske whose telephone number is (703) 305-3993. The examiner can normally be reached on Monday-Friday, 8-4:30.
- 22. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie P Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.
- 23. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

tlm

EDDIE CHAN EDDIE CHAN EXAMINER SUPERVISORY PATENT 2100 TECHNOLOGY CENTER 2100